Bug 19130 - Add LS and IF mce types for Hygon family 18h model 7h
Summary: Add LS and IF mce types for Hygon family 18h model 7h
Status: NEW
Alias: None
Product: ANCK 5.10 Dev
Classification: ANCK
Component: X86 (show other bugs) X86
Version: unspecified
Hardware: All Linux
: P3-Medium S3-normal
Target Milestone: ---
Assignee: Guanjun
QA Contact:
URL:
Whiteboard:
Keywords:
Depends on:
Blocks:
 
Reported: 2025-02-28 15:34 UTC by liaoxuan
Modified: 2025-03-14 14:54 UTC (History)
0 users

See Also:

Attachments
Add an attachment (proposed patch, testcase, etc.)

Note You need to log in before you can comment on or make changes to this bug.
Description liaoxuan hygon_group 2025-02-28 15:34:16 UTC 
The error types are changed in LS and IF machine check control registers of Hygon family 18h model 7h processors, so add support to get the correct error types in smca error decoding process.
Comment 1 liaoxuan hygon_group 2025-02-28 15:34:29 UTC 
v5.10:
Comment 2 小龙 admin 2025-03-04 10:57:06 UTC 
The PR Link: https://gitee.com/anolis/cloud-kernel/pulls/4749
Comment 3 小龙 admin 2025-03-04 15:36:34 UTC 
The PR Link: https://gitee.com/anolis/cloud-kernel/pulls/4764
Comment 4 小龙 admin 2025-03-14 14:54:35 UTC 
The PR Link: https://gitee.com/anolis/cloud-kernel/pulls/4816