Bug 21447 - Correct the address translation for hygon family 18h model 4h
Summary: Correct the address translation for hygon family 18h model 4h
Status: NEW
Alias: None
Product: ANCK 5.10 Dev
Classification: ANCK
Component: X86 (show other bugs) X86
Version: unspecified
Hardware: All Linux
: P3-Medium S3-normal
Target Milestone: ---
Assignee: Guanjun
QA Contact:
URL:
Whiteboard:
Keywords:
Depends on:
Blocks:
 
Reported: 2025-05-26 16:19 UTC by hygon_fanwh
Modified: 2025-06-16 15:48 UTC (History)
0 users

See Also:

Attachments
Add an attachment (proposed patch, testcase, etc.)

Note You need to log in before you can comment on or make changes to this bug.
Description hygon_fanwh hygon_group 2025-05-26 16:19:19 UTC 
For Hygon family 18h model 4h processor, the normal address does
not contain sub-channel bit, so it need to reserve the bit field
for sub-channel and fill it in the address translating process. 

In the 3 channels interleaving scenario, the calculation of cs id
is different from other scenarios.
Comment 1 小龙 admin 2025-05-26 18:10:03 UTC 
The PR Link: https://gitee.com/anolis/cloud-kernel/pulls/5346
Comment 2 小龙 admin 2025-06-16 15:48:47 UTC 
The PR Link: https://gitee.com/anolis/cloud-kernel/pulls/5439